The effect of the geometrical confinement on the shell filling in quantum dots obtained in silicon-on-insulator (SOI) tri-sided gate metal oxide semiconductor single-electron transistors (MOSSETs) is investigated on the basis of the current spin density functional theory. Variations of the geometric shape in nanowire SOI-MOSSETs with square section entail important changes in the valley filling sequences, whereas the variability of the gate length does not imply a significant modification of the filling patterns. Our results provide quantitative insights towards the shell engineering of silicon quantum dots for qubits with stable valley filling patterns. # 2012 The Japan Society of Applied Physics W e discuss the geometrical effects on the energy states in single quantum dots obtained in siliconon-insulator (SOI) tri-sided gate metal oxide semiconductor single-electron transistors (MOSSETs) in order to design robust valley-irrespective qubits in silicon quantum dots. Silicon quantum dots have been proposed and used 1) to implement qubit architectures. [2] [3] [4] [5] A robust implementation of a qubit exploiting the physical properties of confined electrons in a single quantum dot fabricated in silicon nanostructures should take into account the complexity of silicon valley physics.
W e discuss the geometrical effects on the energy states in single quantum dots obtained in siliconon-insulator (SOI) tri-sided gate metal oxide semiconductor single-electron transistors (MOSSETs) in order to design robust valley-irrespective qubits in silicon quantum dots. Silicon quantum dots have been proposed and used 1) to implement qubit architectures. [2] [3] [4] [5] A robust implementation of a qubit exploiting the physical properties of confined electrons in a single quantum dot fabricated in silicon nanostructures should take into account the complexity of silicon valley physics. [6] [7] [8] Moreover, orbital states associated with different types of valleys have to be under control even when the valley degree of freedom is not exploited in the quantum computation. Different approaches for creating single-electron silicon quantum dots have been explored, including the employment of gate-induced twodimensional electron gas (2DEG) at the Si/SiO 2 interfaces, 9) global gate-controlled edge roughness of an ultra small nanowire, 10) local gate-equipped underlap geometry where the gate is not at the state of the art and consequently enforces the use of large gate voltages, 11) triple-layer gate stacks, 6) Si/SiGe modulation-doped heterostructures, 12) SOI metal oxide semiconductor field-effect transistors with an additional upper gate 13) and SOI tri-sided gate MOSSETs. [14] [15] [16] In the past, we have applied the current spin density functional theory (CS-DFT) for determining the electron localization in complementary MOS (CMOS)-compatible single-electron devices.
16) CS-DFT returns the ground state of the system by minimizing the energy as a functional of the charge density, spin density, and paramagnetic current density. Such a method is suitable to investigate devices carrying a complex structure and involving a high number of electrons. Here, CS-DFT is used to investigate the geometrical effects on the filling of valley states in single quantum dots. The SET is modeled as a silicon nanowire, as shown in Fig. 1 , with length L along the x-direction and by a rectangular section in the y-z plane with width W and silicon thickness T Si on the top of a silicon dioxide slab of thickness T box ¼ 45 nm. The device has a tri-sided gate structure with gate length L g , and the gate is insulated from the nanowire with a T ox = 4-nm-thick silicon dioxide layer. Source and drain metal contacts are the y-z planes at the head and tail of the nanowire. Spacers of length L sp ¼ 15 nm between the source/drain contact and the edge of the triside gate are present. We used a modified version of the three-dimensional self-consistent simulator based on CS-DFT in the framework of the NanoTCAD ViDES package. [17] [18] [19] It solves the many-body Schrödinger equation using CS-DFT in the local density approximation and in the effective mass approximation with parabolic bands in each of the three families of Á valley pairs along the three different directions in the k space, providing the ground state of the system for each occupation number N of electrons. The Kohn-Sham equation reads
where p ¼ Àih " r and A ¼ A 0 þ A xc . M j is the tensor of the inverse of the effective masses of the j-th pair of valley ( j ¼ x; y; z). A 0 si the vector potential, and V is the scalar potential that includes Hartree and Zeeman terms. A xc and V xc are the exchange-correlation vector and scalar potentials, which depend on the local spin-up and spin-down electron densities and on the local paramagnetic current density. " i; j; and É i; j; are the i-th eigenvalues and eigenfunctions, respectively, of the j-th pair of valley and spin (AE1=2). A valley splitting ÁE vo between the pair of valleys along the k y direction (Á y valleys) has been imposed to mimic the effect of the valley-orbit couplings. 20) The same has been done for the valleys along the k z direction (Á z valleys), whereas no valley splitting has been added between the couple of valleys along the k x direction (Á x valleys) because no Si/SiO 2 interface along the x-axis is present (see Fig. 1 ). The final shape of the confining potential energy is reached by self-consistently solving the Poisson equation without assuming any particular shape of the tunnel barrier at the drain and source ends. The simulation ends when the error between the electrical potential in the last iteration and the previous one is under a given value. The many-body problem is solved in the entire silicon nanowire and in a 1-nm-thick region inside the surrounding oxide. Potentials to the tri-sided gate, source, and drain regions are applied, whereas a zero electric field z-component boundary condition is forced at the bottom of the device. We simulate the electrostatic behavior of different SETs at T ¼ 0:3 K at the drain voltage V d ¼ 0 V with the gate voltage V g chosen in order to align the N-th energy level of the quantum dot with the Fermi levels at the source and drain planes for each occupation number N, from 1 to 10. The conversion from the applied gate voltages to the corresponding addition energies E add is obtained as
where V g ðNÞ and V g ðN þ 1Þ are the gate voltages when N and ðN þ 1Þ electrons are present, respectively, and 16) Moreover, SETs with T Si ¼ 9 and 10 nm have been studied. The energy splitting between the pair of Á y valleys, namely, jÁE vo;y j, and that between the pair of Á z valleys, namely, jÁE vo;z j, are considered separately, and they have been estimated by using eq. (25) reported by Friesen et al., 21) which gives an approximated expression of the energy splitting between valleys of the same type in the case of a finite square well. The calculated values are reported in Table I . For each SET, the lever-arm factor can be calculated by estimating the gate, source, and drain capacitances, and the resulting parameters together with the geometrical sizes of the SETs are shown in Table I .
In Fig. 2 the electron density from N ¼ 1 to 5 electrons is reported for SETs a, b, c, and d, respectively. Following the association color valley of Fig. 1 where cyan, yellow, and magenta colors represent the shells of Á x , Á y , and Á z valleys, respectively, the mixed color indicates which valleys are occupied by the electron(s). When T Si ¼ 9 nm [ Fig. 2(a) ], the first two electrons fill the Á z valleys, and for higher N, the Á y valleys are also filled. This fact is due to the condition W > T Si , and so the confinement is slightly stronger along the z-direction than along the y-axis. Conversely, for T Si ¼ 10 nm [ Fig. 2(b) ], the first and second electrons occupy Á y valleys and then both Á y and Á z valleys are filled for N ¼ 3 to 5. Small changes in T Si modify strongly the filling sequence, suggesting that the T Si has to be controlled carefully to maintain the same filling pattern. We performed similar simulations by changing the gate length L g of the SET. In Figs. 2(b) and 2(c) , the electron densities of SET b with L g ¼ 25 nm and SET c with L g ¼ 22 nm are compared. In these two cases, the filling sequence is the same for N ¼ 1 to 4 with electrons that first occupy the Á y valleys and then the Á z ones, highlighting an irrespectiveness to 15% variation of the size of the system by maintaining the valley filling pattern. In Figs. 2(c) and 2(d) , the electron densities of SET c with W ¼ 10 nm and SET d with W ¼ 15 nm are compared. The two filling sequences have different qualitative behaviors. In particular, in Fig. 2(c) , Á y valleys are filled when N ¼ 1 and 2, and then Á z valleys are also occupied for N ¼ 3 to 5. In Fig. 2(d) , only the eigenstates of Á z are filled. These results suggest that even for the first electrons, the valley filling sequence is dramatically sensitive to the variability of W in this kind of device. As the process variability on T Si is normally much smaller than that on W, a design rule to make possible the filling of states belonging to the same couple of valleys -in particular, to Á z valleys -is to impose a gate width much larger than the silicon thickness W ) T Si [see Fig. 2(d) ]. For each device, adding electrons implies a greater spread of the charge density distribution along the x-axis due to the Coulomb repulsion among the electrons. Moreover, note that in each SET, no electron fills the Á x eigenvalues, which have an energy higher than the other valleys due to their smaller effective mass along the y-and z-directions and due to the condition L g > T Si , W.
In Fig. 3 , the addition energy E add as a function of the number of electrons N is reported for the different SETs a, b, c, and d. SET a with T Si ¼ 9 nm presents high addition energies with small peaks for N even. Such high addition energies are due to the small gate capacitance, which implies a high charging energy. The addition energies of SET b with L g ¼ 25 nm are lower than those of the shorter SET c with L g ¼ 22 nm. The behavior is explained by considering that a reduction of L g decreases the gate capacitance and consequently increases the charging energy, inducing an upshift of the addition energy patterns. Both SET b and c present a high addition energy peak for N ¼ 8 when the added electron occupies a new shell from Á z valleys. SET d presents high addition energies for N even and small values for N odd, a sequence which recalls magic numbers observed for GaAs quantum dots in the past. 22) The sequence is related to the complete filling of shells from Á z valleys for N ¼ 2 and 4 and also from Á y valleys for N ¼ 6 and 8. Indeed, peaks in the addition energy pattern are present when an electron is added to a new shell. 17, 23) All the reported results are obtained assuming that there are no extra sources of electric potential such as charged traps in the silicon and/or in the silicon dioxide, which would strongly affect the filling pattern of the energy levels and the corresponding charge distribution in the SET.
To conclude, according to our CS-DFT simulations, variations of W and T Si of a nanowire SOI-MOSSET with squared sections entail important changes in the valley filling sequences, whereas the variability of L g does not imply a significant modification of the filling patterns. The filling of states belonging only to Á z valleys is possible for the first electrons if the silicon thickness is much smaller than the width. Our results provide useful indications on the different criticalities of the fabrication parameters in order to create robust shell structures less sensitive to the process variability and suitable for a reliable qubit implementation. 
